Skip to content

PowerPC: lift more instructions, model reservations and barriers, fix decoding and lifting bugs #8379

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
Marvisak wants to merge 9 commits into
base: dev
Choose a base branch
from
+1,268 −85
Open

PowerPC: lift more instructions, model reservations and barriers, fix decoding and lifting bugs #8379

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
9 commits
Select commit Hold shift + click to select a range
a27e004
Fix mtmsr and mtmsrd decoding
Marvisak Aug 1, 2026
cd956e5
Fixed count trailing zeros and added more variations in PowerPC
Marvisak Aug 1, 2026
b723320
Added lifting to more PowerPC instructions
Marvisak Aug 1, 2026
b0096c4
Fix PowerPC load/store update forms and 64-bit sizes in lifting
Marvisak Aug 2, 2026
4030ab9
Lift more PowerPC instructions
Marvisak Aug 2, 2026
c354a66
Lift PowerPC scalar FP tail, extended divides, and string ops
Marvisak Aug 2, 2026
3d432b1
Lift cmpeqb, cmprb, mfocrf, and mtocrf
Marvisak Aug 2, 2026
6704e4e
Model PowerPC system and barrier instructions with intrinsics
Marvisak Aug 2, 2026
815a052
Merge branch 'Vector35:dev' into powerpc-improvements
Marvisak Aug 22, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
118 changes: 110 additions & 8 deletions arch/powerpc/arch_ppc.cpp
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -665,10 +665,66 @@ class PowerpcArchitecture: public Architecture
{
switch (intrinsic)
{
case PPC_INTRIN_CNTLZW:
return "__builtin_clz";
case PPC_INTRIN_FRSP:
return "float_round";
case PPC_INTRIN_SET_RESERVATION:
return "__set_reservation";
case PPC_INTRIN_CHECK_RESERVATION:
return "__check_reservation";
case PPC_INTRIN_SYNC:
return "__sync";
case PPC_INTRIN_LWSYNC:
return "__lwsync";
case PPC_INTRIN_PTESYNC:
return "__ptesync";
case PPC_INTRIN_EIEIO:
return "__eieio";
case PPC_INTRIN_ISYNC:
return "__isync";
case PPC_INTRIN_MBAR:
return "__mbar";
case PPC_INTRIN_DCBZ:
return "__dcbz";
case PPC_INTRIN_DCBF:
return "__dcbf";
case PPC_INTRIN_DCBST:
return "__dcbst";
case PPC_INTRIN_DCBI:
return "__dcbi";
case PPC_INTRIN_ICBI:
return "__icbi";
case PPC_INTRIN_POPCNTB:
return "__popcntb";
case PPC_INTRIN_POPCNTW:
return "__popcntw";
case PPC_INTRIN_POPCNTD:
return "__popcntd";
case PPC_INTRIN_CMPB:
return "__cmpb";
case PPC_INTRIN_BPERMD:
return "__bpermd";
case PPC_INTRIN_DARN:
return "__darn";
case PPC_INTRIN_MFTB:
return "__mftb";
case PPC_INTRIN_MFTBU:
return "__mftbu";
case PPC_INTRIN_MFMSR:
return "__mfmsr";
case PPC_INTRIN_MTMSR:
return "__mtmsr";
case PPC_INTRIN_MFSPR:
return "__mfspr";
case PPC_INTRIN_MTSPR:
return "__mtspr";
case PPC_INTRIN_MFFS:
return "__mffs";
case PPC_INTRIN_MTFSF:
return "__mtfsf";
case PPC_INTRIN_MTFSB0:
return "__mtfsb0";
case PPC_INTRIN_MTFSB1:
return "__mtfsb1";
default:
if ((decodeFlags & DECODE_FLAGS_PS))
{
Expand All @@ -688,11 +744,11 @@ class PowerpcArchitecture: public Architecture

// Double check someone didn't insert a new intrinsic at the beginning of our enum since we rely
// on it to fill the next array.
static_assert(PPCIntrinsic::PPC_INTRIN_CNTLZW == 0,
static_assert(PPCIntrinsic::PPC_INTRIN_FRSP == 0,
"Invalid first PPCIntrinsic value. Please add your intrinsic further in the enum.");

// Normal intrinsics.
for (uint32_t id = PPC_INTRIN_CNTLZW; id < PPCIntrinsic::PPC_INTRIN_END; id++) {
for (uint32_t id = PPC_INTRIN_FRSP; id < PPCIntrinsic::PPC_INTRIN_END; id++) {
result.push_back(id);
}

Expand Down Expand Up @@ -724,10 +780,41 @@ class PowerpcArchitecture: public Architecture
{
switch (intrinsic)
{
case PPC_INTRIN_CNTLZW: // rs
return {NameAndType(Type::IntegerType(4, false))};
case PPC_INTRIN_FRSP:
return {NameAndType(Type::FloatType(4))};
case PPC_INTRIN_SET_RESERVATION:
case PPC_INTRIN_CHECK_RESERVATION:
case PPC_INTRIN_DCBZ:
case PPC_INTRIN_DCBF:
case PPC_INTRIN_DCBST:
case PPC_INTRIN_DCBI:
case PPC_INTRIN_ICBI:
return {NameAndType("address", Type::IntegerType(addressSize, false))};
case PPC_INTRIN_POPCNTB:
case PPC_INTRIN_POPCNTW:
case PPC_INTRIN_POPCNTD:
return {NameAndType(Type::IntegerType(addressSize, false))};
case PPC_INTRIN_CMPB:
return {NameAndType(Type::IntegerType(addressSize, false)),
NameAndType(Type::IntegerType(addressSize, false))};
case PPC_INTRIN_BPERMD:
return {NameAndType(Type::IntegerType(8, false)),
NameAndType(Type::IntegerType(8, false))};
case PPC_INTRIN_DARN:
return {NameAndType("l", Type::IntegerType(4, false))};
case PPC_INTRIN_MTMSR:
return {NameAndType("msr", Type::IntegerType(addressSize, false))};
case PPC_INTRIN_MFSPR:
return {NameAndType("spr", Type::IntegerType(4, false))};
case PPC_INTRIN_MTSPR:
return {NameAndType("spr", Type::IntegerType(4, false)),
NameAndType("value", Type::IntegerType(addressSize, false))};
case PPC_INTRIN_MTFSF:
return {NameAndType("mask", Type::IntegerType(4, false)),
NameAndType("value", Type::FloatType(8))};
case PPC_INTRIN_MTFSB0:
case PPC_INTRIN_MTFSB1:
return {NameAndType("bit", Type::IntegerType(4, false))};
// for now, quantize is operating on the float in, and the gqr that holds the scale
default:
if ((decodeFlags & DECODE_FLAGS_PS))
Expand Down Expand Up @@ -758,10 +845,25 @@ class PowerpcArchitecture: public Architecture
{
switch (intrinsic)
{
case PPC_INTRIN_CNTLZW: // ra
return {Type::IntegerType(4, false)};
case PPC_INTRIN_FRSP:
return {Type::FloatType(4)};
case PPC_INTRIN_CHECK_RESERVATION:
return {Type::IntegerType(0, false)};
case PPC_INTRIN_POPCNTB:
case PPC_INTRIN_POPCNTW:
case PPC_INTRIN_POPCNTD:
case PPC_INTRIN_CMPB:
case PPC_INTRIN_MFTB:
case PPC_INTRIN_MFMSR:
case PPC_INTRIN_MFSPR:
return {Type::IntegerType(addressSize, false)};
case PPC_INTRIN_BPERMD:
case PPC_INTRIN_DARN:
return {Type::IntegerType(8, false)};
case PPC_INTRIN_MFTBU:
return {Type::IntegerType(4, false)};
case PPC_INTRIN_MFFS:
return {Type::FloatType(8)};
default:
if ((decodeFlags & DECODE_FLAGS_PS))
{
Expand Down
4 changes: 2 additions & 2 deletions arch/powerpc/decode/decode.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2912,7 +2912,7 @@ InstructionId Decode0x1F(uint32_t word32, uint32_t decodeFlags)
return PPC_ID_MTCRF;

case 0x124:
if ((a != 0) || (b != 0))
if (((a & 0x1e) != 0) || (b != 0))
return PPC_ID_INVALID;

return PPC_ID_MTMSR;
Expand Down Expand Up @@ -2948,7 +2948,7 @@ InstructionId Decode0x1F(uint32_t word32, uint32_t decodeFlags)
return PPC_ID_INVALID;

case 0x164:
if ((a != 0) || (b != 0))
if (((a & 0x1e) != 0) || (b != 0))
return PPC_ID_INVALID;

return PPC_ID_MTMSRD;
Expand Down
17 changes: 14 additions & 3 deletions arch/powerpc/decode/operands.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -380,13 +380,24 @@ void FillOperands32(Instruction* instruction, uint32_t word32, uint64_t address)
case PPC_ID_MTBR7:
case PPC_ID_MTCTR:
case PPC_ID_MTLR:
case PPC_ID_MTMSR:
case PPC_ID_MTMSRD:
case PPC_ID_MTXER:
case PPC_ID_WRTEE:
PushRS(instruction, word32);
break;

// <op> rS [, L]
case PPC_ID_MTMSR:
case PPC_ID_MTMSRD:
{
uint32_t l = (word32 >> 16) & 0x1;

PushRS(instruction, word32);
if (l != 0)
PushUIMMValue(instruction, l);

break;
}

// <op> rA
case PPC_ID_TABORT:
case PPC_ID_TRECLAIM:
Expand Down Expand Up @@ -1529,8 +1540,8 @@ void FillOperands32(Instruction* instruction, uint32_t word32, uint64_t address)
{
uint32_t fxm = (word32 >> 12) & 0xff;

PushRS(instruction, word32);
PushUIMMValue(instruction, fxm);
PushRS(instruction, word32);
break;
}

Expand Down
Loading