Skip to content

media: ipu6: Add MIPI serializer/deserializer enhancements - #40

Merged
khaiwenng merged 4 commits into
intel:mainfrom
vunnyso:vs-external-port20260819
Aug 19, 2026
Merged

media: ipu6: Add MIPI serializer/deserializer enhancements#40
khaiwenng merged 4 commits into
intel:mainfrom
vunnyso:vs-external-port20260819

Conversation

@vunnyso

@vunnyso vunnyso commented Aug 19, 2026

Copy link
Copy Markdown
Contributor

This PR bundles four interconnected improvements to the IPU6 camera subsystem:

  1. MAX96724 Clock Lane Support - Adds flexible DPHY clock lane selection
    (lane 0 or lane 5) with validation

  2. Link Frequency Configuration - Establishes optimal default frequencies:

    • MAX9296: 700MHz (2 cameras)
    • MAX96724: 1GHz (4 cameras)
  3. Pink Frame Fix - Reduces MAX9296 frequency to 700MHz to eliminate
    deskew-related video artifacts

  4. Power Management - Adds suspend/resume support for MAX9296A deserializer

vunnyso and others added 4 commits August 19, 2026 14:42
Introduce suspend and resume callbacks in the MAX9296A driver and hook
them into the I2C driver PM ops. On suspend, hand control to the common
max_des suspend flow. On resume, reset the device and then restore the
deserializer state through max_des resume.

Signed-off-by: Sodhi, Vunny <vunny.sodhi@intel.com>
1G Frequency is doubled when IPU is configuring DPHY link frequency.
With 1G, deskew is enabled, and pink frame is observed during
streaming.

Reducing to 700MHz will disable the deskew and pink frame issue is
not observed during streaming.

Signed-off-by: Khai Wen, Ng <khai.wen.ng@intel.com>
For MAX9296, default is 700MHz. Higher Value will need to adjust
the deskew value in MAX9296, which is not handled yet. 700MHz
is sufficient for 2 ISX031 use case.

For MAX96724, default is 1GHz. Lower Value will not be sufficient
to support basic 4 ISX031 use case.

Signed-off-by: Khai Wen, Ng <khai.wen.ng@intel.com>
Allow selecting an alternative DPHY clock lane when configuring
MAX96724 MIPI PHY routing.

Add clock lane handling for lane 0 and lane 5 and reject invalid
values with an error, so board configurations using either route are
supported safely.

Signed-off-by: Yew, Chang Ching <chang.ching.yew@intel.com>
@vunnyso vunnyso mentioned this pull request Aug 19, 2026
@vunnyso vunnyso changed the title media: ipu6: Add MIPI serializer/deserializer enhancements for IPU6 media: ipu6: Add MIPI serializer/deserializer enhancements Aug 19, 2026
@khaiwenng
khaiwenng merged commit fc54d75 into intel:main Aug 19, 2026
7 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

3 participants