Skip to content

Pull requests: lowRISC/opentitan

New pull request New
395 Open 22,447 Closed
395 Open 22,447 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[test,do_not_merge] Test FPGA loading changes against CI
#30504 opened Jun 24, 2026 by AlexJones0 Contributor • Draft
[darjeeling/verilator] Auto-generate Verilator chiplevel
#30503 opened Jun 24, 2026 by glaserf Contributor Loading…
[ibex, rtl] Move to ratified bitmanip extensions
#30502 opened Jun 24, 2026 by thommythomaso Contributor • Draft
@thommythomaso
[Task] Skip ECC bits when hashing ROM for KMAC (#30485)
#30497 opened Jun 24, 2026 by JoshuaF-ML Loading…
[wip] Drop CW310 from Bazel tree
#30494 opened Jun 23, 2026 by jwnrt Contributor • Draft
[vendor] PULP debug module patch cleanup
#30480 opened Jun 20, 2026 by marnovandermaas Contributor Loading…
1
[site] Various site functional and theme fixups and improvements
#30479 opened Jun 20, 2026 by hcallahan-lowrisc Contributor Loading…
[opentitantool] Add support for writing (& verifying) memories via the FPGA bkdr_loader
#30477 opened Jun 19, 2026 by AlexJones0 Contributor • Draft
[top_earlgrey] Remove PWM
#30476 opened Jun 19, 2026 by vogelpi Contributor Loading…
6
[opentitantool] Add support for reading memories via the FPGA bkdr_loader
#30475 opened Jun 19, 2026 by AlexJones0 Contributor • Draft
[opentitantool] Add FPGA bkdr_loader TAP definition & initial commands
#30474 opened Jun 19, 2026 by AlexJones0 Contributor Loading…
[opentitanlib] Generalize VMEM parsing logic for arbitrary word sizes & address strides
#30473 opened Jun 19, 2026 by AlexJones0 Contributor Loading…
[rtl,fpga] Fix FPGA bkdr_loader target index validity check & update docs
#30471 opened Jun 19, 2026 by AlexJones0 Contributor Loading…
3
[otbn] Add otbn_kmac_if to otbn fusecore
#30449 opened Jun 18, 2026 by victornwaliLowRISC Contributor Loading…
4
Cherry-pick to earlgrey_1.0.0: [manuf] Fix orchestrator subprocess stdout/stderr flakiness
#30440 opened Jun 17, 2026 by lowrisc-ci Bot Loading…
[doc] RRAM documentation
#30437 opened Jun 17, 2026 by gautschimi Contributor • Draft
@gautschimi
Cherry-pick to earlgrey_1.0.0: [hw, rv_plic] Correct target Interrupt Enable stride
#30436 opened Jun 17, 2026 by lowrisc-ci Bot Loading…
[englishbreakfast/verilator] Auto-generate Verilator chiplevel
#30431 opened Jun 16, 2026 by glaserf Contributor Loading…
[earlgrey/verilator] Auto-generate Verilator chiplevel
#30430 opened Jun 16, 2026 by glaserf Contributor Loading…
[earlgrey/verilator] Integrate padring into chiplevel
#30428 opened Jun 16, 2026 by glaserf Contributor Loading…
[rtl,sw] RRAM Earlgrey integration: map sw to RRAM
#30424 opened Jun 16, 2026 by gautschimi Contributor • Draft
@gautschimi
1
[tooling] RRAM Earlgrey integration: bazel script update
#30423 opened Jun 16, 2026 by gautschimi Contributor • Draft
@gautschimi
[sw] RRAM Earlgrey integration: dif_functions
#30422 opened Jun 16, 2026 by gautschimi Contributor • Draft
@gautschimi
[tooling] RRAM Earlgrey integration: image gen script
#30421 opened Jun 16, 2026 by gautschimi Contributor • Draft
@gautschimi
[rtl] RRAM Earlgrey integration
#30420 opened Jun 16, 2026 by gautschimi Contributor • Draft
@gautschimi
ProTip! no:milestone will show everything without a milestone.